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a b s t r a c t
We propose a new storage scheme (word packing) for matrices with elements in Z2 that
enables improved performance. This scheme is based on utilizing the full register length
of modern microprocessors to perform multiple Z2 operations in parallel. We analyze
several operations over word packed matrices and compare them with their conventional
equivalents.
© 2008 Elsevier Ltd. All rights reserved.
1. Introduction
Working inZ2 hasmany advantages inmultiple fields like cryptography, steganography, coding theory, correcting codes,
digital telecommunication or computer networking, where digital data can be considered as a sequence of elements in Z2.
It is muchmore efficient to manipulate single Z2 elements (bits) in hardware than it is in software sincemicroprocessors
are designed to work with groups of bits and require additional operations to extract and operate single bits from these
groups. Nevertheless, if bits are grouped into convenient sizes, software implementations can also be very efficient,
exploiting the full parallelism capabilities of modern microprocessors; the case of binary matrices is especially well suited
for this software approach.
While most matrix packing schemes proposed previously are designed for sparse matrices [1,2], we propose a new
generalmethod for grouping the elements of binarymatrices so that the usual operations (addition, product or transposition)
can be carried out much more efficiently. We call these kinds of matricesword packed matrices; they loosely resemble block
matrices but have some peculiarities that must be considered.
The motivation for this packing scheme is the optimization of a previously proposed matricial pseudorandom number
generator (see [3] for detailed information) that uses the powers of a block upper triangular matrix,M , with elements in Zp
Mh =
[
Ah X (h)
O Bh
]
.
In this pseudorandom generator, each subsequent X (h) block is processed, extracting some bits to produce the output
sequence and the first X block acts as the seed of the pseudorandom sequence. In this case, employing p = 2, suitable
matrix sizes and storing the A, B and X blocks as word packed matrices we have achieved [4] performance gains of over an
order of magnitude. In the same way, employing word packed matrices in other applications can be very beneficial.
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Table 1
Performance results (cycles) with conventional and word packed matrices
Addition Product Transposition
Size Conv. Packed Conv. Packed Conv. Packed
128× 128 732 32.5 97307 1158 192 6.4
256× 256 1077 42.5 380372 6484 764 24.0
512× 512 4662 159.7 3237601 42968 3647 114.0
1024× 1024 17337 629.6 29986311 341342 20180 564.1
2. Description
Packed matrices allow highly efficient addition, multiplication and transposition of matrices with elements in Z2 using
binary operations between processor registers. Amatrix, with elements inZ2, is aword packedmatrix if one of its dimensions
(rows or columns) is stored as word sized groups of bits. A word usually corresponds to the register size. Therefore, if its
rows are stored as words it is a row packed matrix and if its columns are stored as words then it is a column packed matrix,
denoted by the subscripts r and c respectively.
Addition. The addition of packed matrices must be done between matrices of the same type, whether packed by rows or by
columns. Although they could be unpacked and operated normally, the optimal way is to perform an XOR operation word
by word. In the case of two packed matrices consisting of three columns of two words each we have[
ω1,1 ω1,2 ω1,3
ω2,1 ω2,2 ω2,3
]
c
+
[
γ1,1 γ1,2 γ1,3
γ2,1 γ2,2 γ2,3
]
c
=
[
ω1,1 ⊕ γ1,1 ω1,2 ⊕ γ1,2 ω1,3 ⊕ γ1,3
ω2,1 ⊕ γ2,1 ω2,2 ⊕ γ2,2 ω2,3 ⊕ γ2,3
]
c
.
Product. The product operation between packed matrices is a little more complex than the addition. The product must be
done between matrices of different types and with compatible sizes. The multiplicand has to be a row packed matrix, while
the matrix corresponding to the multiplier must be packed by columns.
The result of each row by column operation should be a single bit and not a whole word. Therefore, it is necessary to
perform the sum of all the bits contained in that word in order to obtain the final bit.
The inner sum function, denoted by φ, computes the sum of all the elements contained in a word. Let ω be a binary word
of size n; then, using the XOR operation, φ(ω) can be defined as φ(ω) = ω(0) ⊕ ω(1) ⊕ · · · ⊕ ω(n−1). It can also be defined
as the parity of the number of 1 bits of ω.
Using the inner sum, the product of two word packed matrices can be expressed as
[
ω1,1 ω1,2 ω1,3
]
r
[
γ1,1
γ2,1
γ3,1
]
c
= [φ((ω1,1 ∧ γ1,1)⊕ (ω1,2 ∧ γ2,1)⊕ (ω1,3 ∧ γ3,1))] .
Transposition. The matrix transposition operation changes the type of matrix packing (rows to columns and vice versa) and
can be carried out very efficiently because it requires only moving words. In the case of transposing a row packed matrix
we have[
ω1,1 ω1,2
ω2,1 ω2,2
ω3,1 ω3,2
]T
r
=
[
ω1,1 ω2,1 ω3,1
ω1,2 ω2,2 ω3,2
]
c
.
3. Results
The performance gain achieved with packed matrices is very significant, as shown in Table 1. Moreover, when the
matrices are bigger, such as in the case of 1024× 1024, the difference is even more pronounced. Word packing permits the
CPU to perform several parallel operations with a single instruction and reduce memory bandwidth requirements resulting
in fewer memory accesses. Even in the case of the product operation the benefits are big enough to compensate for the
necessary extra cycles required to repack the resulting matrix. The logarithmic comparison graph for the product operation
(see Fig. 1) shows that the difference increaseswithmatrix size, resulting in almost two orders ofmagnitude for 1024×1024
matrices; performance for other operations is similar.
The results obtained show that word packed matrices increase performance significantly in those applications requiring
matricial operations in Z2, even if that means working with bigger matrices. It should be remarked that the word
packing technique can take advantage directly of future CPU architectures with wider registers (like the recent 64 bit
microprocessors), improving performance even further.
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Fig. 1. Performance comparison (logarithmic) for the product operation.
4. Conclusions
We have proposed a new storage scheme for matrices with elements in Z2 based on word packing that significantly
improves performance for common operations such as addition, product and transposition. Utilizing the full register length,
this scheme allows microprocessors to perform multiple parallel operations in Z2 with a single instruction and to reduce
memory bandwidth requirements, resulting in a considerable performance gain. Furthermore, it can take direct advantage
of more powerful architectures with wider registers and data buses.
Word packed matrices can be very useful for several fields where digital data can be considered as a stream of Z2
elements like cryptography, coding theory, telecommunication or networking. The improved performance makes software
solutions feasible for certain applications instead of requiring expensive dedicated hardware. The performance gain is,
in some cases, of several orders of magnitude compared to conventional implementations, making word packing a very
attractive alternative for suitable applications.
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